Introduction
Recently, high-speed GaAs logic LSIs wirh 1-3K gates have been developed.l) '2) In these GaAs LSIs, there are two circuit lmplementati_on categories. One uses only depletion mode MESFETs (DFETs) and the other uses enhancenent mode MESFETs (EFETs). Direct Coupled FET Logic (DCFL) is a typical EFET logic and is characterized as a 1ov,r power and high-speed circuit. 0n the contrary, DFET logicrsuch as Buffered FET logic (BFL) and Schottky Diode FET Logic (SDFL), consumes more power in its complicated gate st,ructure. However, it has the advantage that j-t has a larger noj-se margin. lrlhen a GaAs LSI is designed, t,he power limit in a chip has to be carefully consj-dered, and a logic clrcuitry wi_th 1ow power and compact layout is strongly desired. From In order to achieve higher speed performance, FETs with 1.2 pm gate length were used ( type 2) . 
